PXI_Trig FPGA and DAQmx

Hi all

I want to synchronize a DAQmx 6713 card with a (7962R + 5761) flexRIO under a PXI. To do this, I use the PXI_Trig 2, but I don't really know how it works. Can someone find out me?

Do you have examples of how I can use it?

My departure is the example as an attachment.

Regards Marc

Hello

Find the solution with this example ( http://digital.ni.com/public.nsf/websearch/BD37A128B1DF27F3862570FC0072359D?OpenDocument ) when route trigger another location need PXI.

Concerning

Tags: NI Software

Similar Questions

  • FPGA and digital i/o Modules

    Hi all

    We have NI 9421 digital input and digital output NI 9472 Modules. We can run these modules into a VI under the 9073 cRIO chassis. While we have added the FPGA target under the same chassis, we cannot use the modules. We also install the scan engine.

    How can we use FPGAS and i/o Modules at the same time?

    Once you add a target FPGA in CompactRIO chassis, when you deploy the code, the cRIO is configured for the FPGA mode, which requires a bitfile compiled to connect with the C Series modules.  Remove the target FPGA or changing the mode of chassis in the project and by redeploying must reconfigure the cRIO for scan Mode, which allows you to use the IO module directly from the RT VI.

    For more information, see this post.

  • What is the use of FPGAS and how it differs from the IO Modules

    Hi all

    Maybe it's a silly question for most of you.  But I have very less knowledge about the basic concepts of electronic (FPGA, real-time) to cRIOs. I know that FPGA

    can be used to generate circuits within the chip that helps by some logical functions.

    I've just started working in the cRIO.  My question is that we have Modules e/s making it outputs all the application entry.  So, what is the purpose of e/s in the FPGA.

    Lets consider that we entered for an application of RTD.  In this case the module NI 9217 itself exits 24 bits of data from the RTD measurement which may be the process of the LabVIEW VI.  What will be this FPGA between the i/o Modules and the processor will help in?  Also I want to know what type of communication is used to send data between the FPGA and host modules.

    Thanks in advance

    Ajay HI:

    Sorry, you do not have an answer to your original question. However, you are right about the benefits of the FPGA. You said, if you build pre-processing in the FPGA, you can unload a lot of potentially CPU calculations out of the host processor. In addition, the program running on the FPGA is highly deterministic and can run the code very quickly. So if you build a kind of guard or evanescent dog part of your application, the FPGA is a good place to put it.

    To answer your other questions, communication between the modules and the FPGA is generally above the SPI and the data can be transferred between the FPGA and host via DMA FIFO operating on the PCI bus or single point save access using read/write in the FPGA host Interface controls. You can also use interruptions in signal of disputes between the FPGA host.

    I hope this helps, but let us know if you have any other questions.

  • Number of DMA FIFO of items to read mismatch in the FPGA and RT

    Hi all

    I use myRIO, LV14 to run my application.

    Request: I have to continuously acquire data via FPGA and host RT process once every 2000 samples are taken. I use DMA FIFO (size 8191) to acquire data, use timeout property in the FPGA to eliminate the buffer overflow. I had followed cRIOdevguide to implement this part. An excerpt of what I put in place is attached. All code runs in the SCTL at 50 MHz.

    Question: Two or three times I met with this strange behavior, the FPGA FIFO gives continous timeout and the RT is unable to read the FIFO. The number of elements to set the property in the FPGA VI gives 0 showing that FIFO is full and no more can be written, but the RT, remaining items gives 0, so it is reading 0 (none) elements.

    Solution: I put a case where I'll write to FIFO (under the code) and if the number of elements to write is different from zero. It seems to work fine, from now.

    What confuses me, is that my FPGA VI said that FIFO is full (number of items to write 0 = FIFO) and gives a timeout error, but RT VI said that number of items remaining in the FIFO is 0 and therefore no data is read. No idea why this is so? My RT and FPGA VIs continues to run, but with no gains or to read data.

    A few minutes after you run the code, I've seen this behavior. No idea why this happens? I try to reproduce the behavior, and will update if I meet with her again. Sorry, I can't post my code here, but I guess the code snippets to explain some extend.

    Thank you

    Arya

    Edit: Even with the mentioned workaround solution, the problem persists, now that the FPGA written any of FIFO. And the RT VI is not able to read all the elements he sees 0 items in the FIFO. The FIFO continues to be in a State of timeout. So I guess that the problem is on the side of RT.

    Why it looks like you read from the FIFO even in two different places in the same VI, at the same time? If the lower reading throws the FIFO, it will never trigger the reset, which could lead to the situation you describe, I think (it's hard to tell from a few screenshots).

    Also, your logic seems too complicated. I immediately noticed that there is no reason to select the entry, the output of = 0 - simply use the 'equal to zero' output directly. On the side of FPGA, why you need check the number of items that you want to write? There's nothing wrong with writing in a FIFO that is already full. just the data won't get written.

  • Old VI, new LabView and DAQmx Driver

    They gave me a VI that was made with LabView 2012 and DAQmx 7.0 drivers. I'm in 2013 of LabView. This VI would still work if I installed new drivers (drivers compatible with LabView 2013)? -Do I have to install LabView 2012 or can I just install new drivers?

    DAQmx 7.0 was not compatible with LabVIEW 2012.  In fact, it was barely compatible with 8.1.  Perhaps you meant 9.7?

    Just use the new drivers and save the VI (s) in 2013 from LabVIEW.  You should not have problems.

  • Difference between DAQ and DAQmx for acquisition of data PCI 6534

    Hello

    I use the PCI DAQ 6534 card for my digital I/o transfer. I am beginner in the labview.

    I want to store the data coming in memory and the reading of the data at the level of the trigger.

    I have seen the examples in the labview. Some have used DAQmx and DAQmx read write that screws and some have used the confg DIO port and all...

    So I want to know the difference between these two. For my application that I use?

    Hey Bo,

    First of all, I would recommend that you discover the NI 6533/6534 for NOR-DAQmx help. You may be able to find some of your answers in this help document. Now for what you try to do in your application, it looks like you are only buying data. If this is the case, with the 6534, the device acquires data in memory shipped as soon as the DAQmx series start task VI, as long as you don't start hardware triggers have in place. If you have a trigger of starting material, then will make the purchase of the aircraft after the DAQmx start task VI and only after you receive this material trigger. If you call not the DAQmx Read VI, then the data will be stored in the memory board for you, as the driver manages this data in the on-board memory storage, until reading DAQmx VI is called, which at that time, data is transferred to the Board of Directors in the memory of the computer. Once you get it in the computer's memory, you can do whatever you want with these data, as this graph or treat. If you look at the sample programs (which have been mentioned on how to find those in a previous post), you can find an example that little shows you how it works. One of the examples that you can check is called reading Dig Port-Ext Clk.VI. In this example, it sets up to read a finite number of samples and then starts the task. If you set a breakpoint on the line of the error after the VI begin, the data will be acquired in the amount of on-board memory. Then when you cancel the break of the VI, data will be extracted from the amount memory embedded in the memory system with the reading VI DAQmx. Again, the pilot takes care to put the data in the memory board for you once you start the task.

    I hope this helps. Please let us know if you have any questions or concerns about this issue. Also, certainly, discover and try to run all the programs related to the 6534 examples so that you can learn how the equipment works and how to use features to do what you want your program to do. Also, be sure to read through the help on the 6534, as well as the help of VI documentation to learn what makes each function. Thank you and have a nice day.

    Kind regards

    DJ L.

  • How to use the target FPGA and co. on the same chassis cRIO?

    I have a cRIO system consisting of a master chassis 9074 with several modules IO and EtherCAT 9144 slave unit.

    I want to run a CIE (see: http://zone.ni.com/devzone/cda/epd/p/id/5333) on the chassis of the master, this uses the analytical engine. At the same time I have to do some very urgent measures if I want to use the Board in hybrid mode, using analysis and FPGA engine at the same time (as described here: http://digital.ni.com/public.nsf/allkb/0DB7FEF37C26AF85862575C400531690.)

    But as soon as I add the FPGA target at one of the chassis, the feature of the ice on this chassis stops working. After some research, I found that the CIE can initialize is no longer the modules belonging to the frame that has the target FPGA on it. Error in the method Init of the CIE is: 65700 (indeterminate). This occurs when you try to use "for a more specific class' on the modules configured with a target FPGA on it.

    Someone knows what can cause exactly this problem and perhaps provide a solution/work around?

    Many thanks in advance.

    Hybrid mode requires you to have a bitfile compiled running on the FPGA to be able to read the Scan Interface IO Variables.  Move the target FPGA at the RT target module will allow Interface of scanning for this module, but the frame will always mode Interface of LabVIEW FPGA.

    To get fair access to the scan mode for the frame, right click on the chassis in the project, and choose Properties.  Then, modify the Scan Interface programming.  If you want to continue using the programming of FPGA and the Scan Interface set (hybrid mode), you will need to compile a bitfile (empty if you do not want programs on the FPGA again or containing your FPGA code).  By compiling, the support of the module scan mode for the modules under your RT chassis is compiled in your custom bitfile.  Then, on your VI RT, you need to use reference FPGA VI open to your newly compiled VI.  Once this VI is deployed and ongoing implementation, you get the data from you are the CIE.

    For more information, see this knowledge base article and Reference Interface of Scan CompactRIO and procedures.

  • LabVIEW FPGA and real-time communication module

    Hi all

    I created a small program in labview FPGA which gets continually distance from the HC - SR04 ultrasonic sensor. The rest of the robot program is written in the time module real Labview. Is it possible that the distance calculated by FPGA module to read in time real module.

    I used the FPGA just because there micro-deuxieme counter, which helps me get the distance from the ultrasonic sensor.

    Thanks in advance.

    There are many ways this can be done, according to your needs.

    See the help article transfer of data between the FPGA and host (Module FPGA) for a breakdown of each method.

  • Card FPGA and data acquisition synchronization

    Hi, we are control and data acquisition of several hardware devices (including Photodetectors and translational stages). Until last week, we used all the controls and acquisition using a PCIe-7852R FPGA board. However, we decided to move the acquisition part to a PCIe 6363 DAQ card to improve the sharpness of the tension. During the test, I found that the internal clocks in the FPGA and the DAQ cards are slightly inconsistent (not just a phase delay, but a difference in the period).

    I know because I have generated a square wave (period = 20) using the FPGA and gains using the data acquisition card (at a rate of 200 kHz, that is, 1 taste every 5). I have observed acquired place shifts 5 every 5 seconds approximately. Such a change does not occur if the production and acquisition is done using the same Board. Therefore, the only explanation is that the data acquisition and FPGA cards clock frequencies are different. According to my calculations, the percentage difference between their time clock must be 5/5 s = 0.0001%.

    Therefore, I wonder if there is anyway to synchronize clocks between them. Or, is it possible that I can drive the FPGA clock-based DAQ hardware, or vice versa? Also, please let me know if there is something trivial as I fix.

    Thank you very much.

    Kind regards

    Varun

    Hi Varun,

    my post was only one solution...

    Your data acquisition card may take an entry to control sampling of trigger. In this mode, samples draw on a rising edge of the external clock signal. As long as you stay within the limits of the DAQ (100 MHz for your card) material sampling works perfectly. There are even examples coming with LabVIEW explaining how to program your data acquisition card...

    This mode use you your FPGA as clock source sampling for data acquisition. Both will run on the FPGA clock in sync. When the FPGA is a bit out of 40 MHz, so it won't matter because both devices are triggered on the same clock signal...

  • What are the differences between LabVIEW and LabVIEW FPGA and LabVIEW RT

    I need a comparison of LabVIEW, LabVIEW FPGA, and LabVIEW RT

    Sorry, I misunderstood.

    LabVIEW RT (LabVIEW Real-time) combines graphical LabVIEW of programming with the power of a real-time operating system, allowing you to create applications in real time.

  • SMU 7857R FPGA and DAQ task

    I'm looking at the SMU 7857R.  I would use the 8 analog inputs and the FPGA to do some annalysisy and DIO based on the best data.  I was wondering if it is possible to also define a DAQ task so that all analog data will be made available to the host.  Using a data acquisition task would be easier for me to have to write code fpga for use a DMA fifo to send back data.

    Hi bcat!

    A data acquisition task is only for devices Data Acquisition product supported by driver DAQmx as X-, M-, S-, maps E-Series. The boards of the R series are only supported by the driver OR RIO.
    If you don't need pre-treatment on the FPGA so that you can distribute simple data through DMA on your host. If you are looking for an API for the comparable FPGA with the DAQmx API then please check the NI CompactRIO waveform reference library. You can also use the library for R Series boards.

  • DAQCard-6062E and DAQmx on Win7 64 bit

    Hello world

    I have question about 6062E map (old enough).

    We had recently updating our machine to run Win7 64 bit, because we are short of memory with other applications. Now, I have the problem, that I don't get the DAQCard-6062E installed correctly.

    First and foremost, I must admit, that I don't have a great experience with this piece of hardware and the configuration of the old machine was made by someone else (which is over here).

    Our DAQ hardware is connected via a PCMCIA adapter to our new machine, running Win7 64 bit. This adapter is recognized correctly. I was also looking for drivers for the card itself and found the driver OR DAQmx 15.5 (http://www.ni.com/download/ni-daqmx-15.5/5901/en/), which seem to be supported for Win7 - 64 bit. So I installed them. Also our device is listed as supported by the latest version of DAQmx: "DAQCard-6062E.

    However, installation of the new machine I couldn't do the 6062E be recognized correctly. Windows not wanting to find/install the drivers for this card. Also the device does not appear in the NOR Measurement & Automation Explorer.

    Unfortunately, I couldn't find any useful information on the page host OR this fact. There is a fairly old (http://forums.ni.com/t5/Multifunction-DAQ/Does-DAQcard-6062E-work-on-WINDOWS-7/m-p/1104196) discussion in the forums, but it does not help be to this specific topic.

    I would be happy if you could point me in the right place on where to find this information? Or, please let me know, what things to do/try?

    Thank you

    Peter

    The DAQCard-6062E is not supported on 64-bit Windows versions. See the section "No supported devices in NOR-DAQmx on the 64-bit Windows 8.1/7/Vista Versions" of the NOR-DAQmx 15.5 Readme.

  • Sync CAN read, CAN write and DAQmx

    Hi all

    I have setup an application with a cDAQ 9178.  I have several digital and analog i/o cards and a BOBBIN card in the chassis.

    The unit is used in a hydraulic test bench.  I'm reading and writing of my analog equipment and digital I/O timed and synchronized.

    I also managed to synchronize my CAN read waveforms with my entry analog daqmx and so sync CAN read with DAQMX.  I used one of the examples in the finder of the example to handle this.  Now I want to synchronize my CAN write waveforms with my CAN read waveforms and so also with analog and digital DAQmx tasks.

    Are there examples where using the API OR-XNET which shows how synchronize CAN read waveform and CAN write waveform on the same interface?

    I tried to read my signals output by adding them to the list of signals of the CAN read signals, but they did not show.

    Thanks & best regards,

    Lieven

    Hi Simon,.

    I have the module 9862 in my chassis and have managed to use the trigger for the start of my NI9205 analog input card to synchronize my readings CAN with all my other analog I/o.

    Now, I just wanted to see my CAN output signals synchronized with the rest of the signals.  At first, I tried to use the same trigger for my BOX of output on the map, but somehow, it did not work properly.  After looking a little on the forum and in the examples that I found a knot of XNET SESSION property called EchoTX and used on my BOX of exit session.  I then added my output signals to my list of input signals and was able to read my output signals.

    That's what I was looking for.

    Thank you

    Lieven

  • sbRIO-9631 digital inputs/outputs using e/s node FPGAS and FPGA of i/o method node

    Hello, I'm trying to configure my SBRio-9631 for the first time.  I try to use the on boards to inputs and digital outputs.  The following code will work?  This is a simple "read the entries, 'or' some inputs and pass ' exits."  I have to add "E/s method nodes FPGA" between my 'FPGA of i/o nodes"to get"modes of State of sorting for the input and output lines?  Also, I can't simulate/test it works, by adding 5 VDC at the entrances, and not have any source of voltage output.  Thank you for your time.

    Hey, Spex,.

    I really, really appreciate your help.  Your follow up information was exceptional.

    Thanks again for your help and your time.

    gjmm

  • question pxi_trig FPGA with multiple cards

    I'm trying to get several cards to control and drive the same pxi_trig line.  The goal is to have all the cards to follow the same trigger line.  When a card is said to occur, other cards should detect it.  I found a similar problem discussed here, http://forums.ni.com/t5/PXI/pxi-trig-problem/m-p/1013201, but I try to avoid having a master / slave relationship.  Again I want any card capable of steering the trigger.  If I understand that the problem has been resolved with the method "Set exit help", I don't see the expected behavior.

    Any help would be greatly appreciated.

    Hi Thatguy,

    It seems that what you're doing should work.  As long as you reference the same trigger, they will all use the same physical wire from the PXI backplane.

    I don't follow the logic of sense, though, but I guess what you're trying to do is to determine if this card tries to lead the line, while the value"Set out".

    One thing to note when the line is not used, it is drawn up.  I don't know if this could be what you see or not.

    What behavior do you see?

    Dave T.

Maybe you are looking for

  • Why are cookies not deleted when I close Firefox?

    Hey,. My problem is that I put Tools / Options / Privacy / history to "Use the custom settings for history", then under "cookies", I put keep up to the: to the "closing of Firefox". Yet, when I close my browser and restart any of the cookies are dele

  • Satellite P750 - how to disable the volume control beep?

    Hi all I'm about to buy a Satellite P750, but one thing bothers me about this model. When the volume control keys are used there is a too beep each time that his press. s there is sort of this deactivation via software or BIOS settings? I asked aroun

  • Option Autopreallocate cause the crash

    When a VI the checkbox 'strings and arrays of Autopreallocate "has verified that it is not removed when running on a PC. With this option on, and a conditional terminal in a loop for, there is a source of accident. (memorymanager.cpp line 566) The ex

  • Error message "Cannot find the point" when deleting a file

    I'm deleting a file using two drag and drop for recycle bin and do a right-click with delete.  On several occasions, I get an error message "could not find the point".  I scanned by drive for errors, and it does not solve this problem.  Any ideas on

  • Had a virus on the computer, deleted, now I have problems with the homegroup and DSN

    Cause of my current problem: 2 weeks ago, I found that my computer has a virus. He removed the BFE service, firewall Windows, Windows Defender, blocked my anti-virus (Trend Micro), cut other security services... he pretty well blocked, deleted or clo