Why is the FPGA Compiler server so slow?

FPGA Cloud compiler is faster because NO servers are performing, right?
Well, my Windows 7 PC is powerful, but no luck there!

Total CPU utilization is never more than 25% and the total memory (including other applications) usage is less than 16%.
Why, the compile Server uses all available resources? has been restricted?
How can I leverage more power from my PC?

If servers OR compile faster code, there must be a plausible explanation / reason?
Please indicate, how to make the compile server running faster in place?

I don't know what machines compilation cloud service works, but I do not.

It seems that the compilation is much faster on a Linux machine on a Windows machine (I think I've heard up to 30% faster). The Linux FPGA compile server is available for LV2012. Set up a Linux machine with a clock high enough CPU and RAM speed and you will get on the fastest possible compilation with current tools.

Tags: NI Software

Similar Questions

  • ERROR: TclTasksC:process_077: in the FPGA Compilation

    Hi all

    I use for my application in which I am facing following error when compiling my fpga code compact rio 9072:

    Compilation failed due to an error of Xilinx.

    Details:
    ERROR: TclTasksCrocess_077: did not finish. Please, look in the newspaper and report files.false
    When running
    "process run"card.
    (file "C:\NIFPGA\jobs\XI64xG6_My449tj\map.tcl" line 6)

    ERRORack:2310 - type compositions "SLICEL" too found to adapt to this device.
    ERRORack:18 - the design is too large for the device and package.
    Please see the Design summary section to see the cost estimates for
    your design exceeds the resources available in the device.
    NOTE: A file NCD will be always generated to allow you to examine the mapped
    Design.  This file is intended for assessment use only and will not be processed
    successfully through NOMINAL.
    This NCD mapped file can be used to assess how the logic of the design has been
    mapped in FPGA logic resources.  It can also be used to analyze
    preliminary to the level logic (route pre) calendar with one of the static electricity of Xilinx
    analysis of synchronization (PRHT or Timing Analyzer) tools.
    Summary of the design:
    Error number: 2
    Number of warnings: 69
    Use of logic:
    Number of slice Flip Flops: 7 886 on 15 360 51%
    Number of 4-input lut: 16 104 on 15 360 104% (OVERMAPPED)
    Distribution of logic:
    Number of slots occupied: 8 744 7 680 113% (OVERMAPPED)
    Number of slices only related logical container: 8 744 100% 8 744
    Number of slices that contains no logical relationship: 0 to 8 744 0%
    * See NOTES below for an explanation of the effects of unrelated logic.
    Total number of 4 input lut: 17 400 on 15 360 113% (OVERMAPPED)
    Number used as logic: 15 998
    Number used as a middle way: 1 296
    Number used as Rams 16 x 1: 82
    Used number recorded the shift: 24
    The logical Distribution report slice is not significant if the design is
    too mapped to a resource not slices or if Placement fails.
    Number of IOBs servile: 183 on 333 54%
    BIO flip flops: 74
    Number of RAMB16s: 1 24 4%
    Number of MULT18X18s: 2 on 24 8%
    Number of BUFGMUXs: 4 to 8 50%
    Number of DCMs: 1 on 4 25%
    Fanout of the Non-horloge nets on average: 3.38
    Peak Memory use: 361 MB
    Total in time REAL in the completion of the card: 1 dry 12 mins
    Time CPU until the end of the total map: 1 dry 12 mins
    NOTES:
    Related logic is defined as logical that share connectivity - for example two
    Lut are "related" if they share common inputs.  During Assembly of the slices.
    Card gives priority to combine the logic that is related.  Generates so
    best performance of synchronization.
    Without logical report does share no connectivity.  Card will start only packing
    logic not related in a slice once that 99% of the slices are held through
    logical packaging partners.
    Note that once the logical distribution reaches the level of 99% by related
    logical packaging, this does not mean the device is completely used.
    No logical report package will begin, continuing until all usable LUTs
    and FFs are busy.  According to your timing budget, an increase in the concentrations of
    logical packaging unrelated can adversely affect the performance of timing set
    your design.
    Mapping performed.
    See the report of map file "toplevel_gen_map.mrp" for more details.
    Problem encountered during the packaging phase.
    Failure of the process 'Map '.

    Start time: 18:29:23
    End time: 18:44:42
    Total time: 00:15:19

    Can someone tell me why this error came?

    Thank you best regards &,.

    Vipin Ahuja

    Vipin Hello,

    It seems that your code requires more resources that are available on the FPGA. Optimizing your code can help to solve your problem:

    You may have noticed some "Overmapping", mentioned in the newspaper:

    Number of 4-input lut: 16 104 on 15 360 104% (OVERMAPPED)
    Distribution of logic:
    Number of slots occupied: 8 744 7 680 113% (OVERMAPPED)

    Take a look at this article:

    http://digital.NI.com/public.nsf/allkb/060BA89FE3A0119E48256E850048FFFE?OpenDocument

    And this:

    http://digital.NI.com/public.nsf/WebSearch/311C18E2D635FA338625714700664816?OpenDocument

    Kind regards

    Navjodh

    National Instruments

  • FPGA compile Server Corruption

    Background:

    I have an installation of Windows 7 64 bit running on an i7-930.  In Oct. I installed LabVIEW FPGA 2009 SP1 build server from a copy of the .iso image of NEITHER.

    In addition, I have VMWare Player installed with the full development suite installed, targeting the server hosts compile.

    We book this system into 'production' for the 3 months preceding the feast of the new year...

    Question:

    When I returned from vacation, not a single machine in the factory can hit the compile server on Win7 host, including installed VMWare LV tools running on the same PC.  It seems that the clock carried over from 2010 to 2011, and the compile server went poof!  Initially, the compile Server complained that Xilinx tools license had expired.  Once I reinstalled the server compilation, nothing can connect to it, not the server errors, delays network comes from the development tool.

    Troubleshooting:

    Obvious things:

    ' 1) ' reboot ' on the VMWare image and host; no change,.

    (2) double check anti-virus is disabled; no change,.

    (3) check the Windows Firewall is disabled; no change,.

    VMware, other servers in fine compilation on the work of the other PC on the network (for VMWare isn't the issue, but played with bridged vs NAT anyway; without change).

    VMware, the 'local host' compiles Server works very well (remember, it's that of virtualization, it doesn't have the VM host on Win7 version).

    Reinstall the server compilation; no change.

    But here's where things get funky.  The IVR folder with the compile server has only a handful of files it contains with no record.  On the other compiling work servers, IVR file is loaded with support files files.  It's as if the installer does not install all the files right...

    Copy IVR system folder of work on top of the half installed folder; no change.  Bluff installation and start fresh with another to continue troubleshooting (this has been done a lot)...

    Do the various Registry hacks to take away the remains of uninstall process and align with the work of compiling server machines registers; no change.

    Walked through the Knowledge Base of NI.com and Forums.  Several issues that either I solved with relocations, left unanswered, or have been resolved without getting clarification on exactly what happened or how to fix it.

    A run the TList hack manually (difficulty TList.vi does not unless you have the run-time installed LabVIEW and my Win7 OS host does not work). no change.

    Hunting the Perflib fix rabbit in this hole; no change.

    Next steps:

    Will try to install it from another copy of the DVD LVFPGA in case my .iso image have fried or 'cleaned' by McAfee.

    Any ideas?  I would like to avoid reimage your computer for a number of practical reasons, including not seen the Win7 install DVD without invoking the wrath of it, tape / associated explanations invoking it or the huge amount of time lost in this process (and the square itself)...

    I saw a funny similar behavior when you use a server remote compilation when VMware gets thrown into the mix.

    My specific case was:

    Windows XP (32 bit) Welcome + to compile the server

    Reviews of Windows XP (32 bit) + LV development system (bridged network operation)

    Under certain conditions (I couldn't understand what was the trigger), LV development system could not connect to the server for compilation. Boost LV and even the virtual machine it ran into would not solve the issue. Moving the server to another physical machine compilation does not resolve the issue.

    All firewalls was extinguished without a change in behavior.

    I ended up resorting to statically assigning the port that the server remote compilation using this KB works on:

    http://digital.NI.com/public.nsf/allkb/BE02DC97330CD1D8862576A500015AB8

    Once set, all my LV development environments have been configured to use static port. I have not seen the problem since. I think there may be some problems with Service Locator of NEITHER when dealing with VMware.

    It doesn't sound like you are experiencing exactly the same problem, but this can give you more options to try.

  • Why is the last Thunderbird on Fedora slow 22, 100% cpu?

    Hello

    I've updated my Fedora 22 using dnf today, and now it's suddenly very slow using thunderbird (38.0.1). You reply to a mail of the results in a significant delay in opening a window, then a further delay of filling with the previous mail and then it takes forever for strikes to appear in the message window.

    Deactivation of the modules does not help.

    Take a look in the activity monitor on the Tools menu and see if he is mired indexing.

  • Why is the DAQmx Read VI so slow?

    Hello everyone.

    I'm using Labview 8.5.1. and NI-DAQmx 8.6 and I wonder what is actually done the DAQmx Read VI.

    I want to measure is a signal of 1 kHz. To do this, I use a similar to the attached VI (a pulse signal of 1 kHz is used to trigger and sample clock).

    Time the DAQmx Read VI must perform is longer than the acquisition time you would expect 250ms (rather 100ms to measure 100 samples at 1 kHz, time is usually around 350 ms, 1000 samples is ~ 1250 ms). The time depends not on the number of channels in the task.

    So my question is what happens when the reading DAQmx VI is called. What I want is: wait next trigger signal, and then acquire the number specified samples, then read buffers samples and return them. Is it possible to force this behavior?

    Thank you very much for your replies, I appreciate any help!

    Rene,

    For your application and hardware, you should use DAQmx controls Task.vi to commit your task before your loop.  Inside the loop, and then you had to play/start/stop the task.  DAQmx uses a state machine to Control Panel tasks and run time.  As writes, when you cal DAQmx Read, DAQmx will see that you have a task that has never been configured.  Therefore, it will look at all the settings that you make on the task, check their accuracy, all the necessary resources book, write the hardware configuration, and then start your task.  Once the specified data has been read, it will relax this state machine to put the task in a State not configured.  Therefore, every time call you Read, DAQmx if through all state transitions.  If you commit your task before the loop, DAQmx would not re - check your settings or need material to re - schedule each passage in your loop.  That being said, there will still be some time adding every iteration of the loop where you must stop and restart your task and meanwhile you can miss a trigger.

    If it is really not acceptable for you to miss a trigger, you might consider adopting a design in which read you continuous data and then use release to follow the relevant sections of the data.  Another alternative would be to look at DAQ hardware X series line, because these devices trigger support in hardware (that is to say... They may retrigger unless you need to stop and restart your task).

    Hope that helps,

    Dan

  • Why is the order of 100 times slower than ibrsp with driver vs 1.7 2.3?



  • Internal error OR-farm - impossible to compile the FPGA VI

    Hello!

    When I try to compile any FPGA VI with LabVIEW2013 or 2012 SP1, I get the following error:

    "Year error occurred trying to connect to this server compilation."

    Details:

    Internal error OR the farm: Client Server received unexpected or bad data. »

    Intermediate files are not generated, the error message appears immediately after I have select build of build specification or I click the run arrow.

    I use the local server for compilation.

    The equipment I use: CompactRIO Evaluation Board - SbRIO9636, DELL laptop, Intel core2 Duo T5800, 2 GHz, 3 GB RAM, Windows 7 Ultimate 64-bit, SP1.

    The intermediate files CAN be generated without any problems if I select in the menu. If I run the FPGA application compile worker, a ToolTip message specifying that "FPGA compile runs", but after a few seconds, another message appears: newspaper several attempts were unsuccessful - please see attached images.

    At first, I thought that my firewall (Comodo 6.3) is the reason for this, so I disabled it but nothing changed. Then I tried to fix LabVIEW FPGA and XILINX tools with the firewall disabled but din do not solve the problem. I tried with LabVIEW SP1 of 2012 and 2013.

    If you have any suggestions, please let me know! Thank you!

    We would like that you try to reset the NIAuth database by following these steps:

    1. go to Windows Services (Bring up Windows with Ctrl + Alt + Delete Task Manager, click the Services tab, click the Services button at the bottom right of the window.

    2 stop the NI Application Web Server and NI System Web Server services in this order (right click, stopping service and select).

    2 backup, and then delete all the files under %PROGRAMDATA%\National Instruments\NIAuth: registry.bin and commitmark.

    3. run NI System Web Server and NI Application Web Server services in this order.

    4. navigate to http://localhost:3580 / connection of an IE on the local computer and try to log in with username "admin" and password empty. Succeeds, the server will return one signed in as: message from the admin.

    After you follow these steps, try and connect to the FPGA compiler, and then let me know what are the results.

  • Why the configuration application server is locked?

    Why configure the Web app server is locked? ... Why not click on to open it...

    Hi aqeelfarooq96,

    Make sure the system Web server OR runs in your Windows Services.

    ' Control panel' administrative tools ' Services

    If the Web server of the system NOR work then you will not be able to configure the Web application server.

  • Select compile Server

    Hello, everyone, I'm fresh for LabVIEW FPGA.

    I was using the labview module 2011 FPGA to establish an interface with the cRIO-9022, I installed LabVIEW 2011, module time real LabVIEW, LabVIEW FPGAmodule and NOR-RIO version 4.0.but when I try to build a Vi and compile, I was told that there is an error of communication that "the local compile server is not installed on this computer", just like the picture. was I need to install any other software?

    In my memery, when I used the LV 8.6 and FPGA to 8.6, I just installed the RT, the module FPGA and the RIO3.0, the project can be compiled and works successfully.

    If you look at this error window, it is obviously trying to communicate with the server Xlinix 10.1.  I seem to remember that there are some situations where LabVIEW calls an older compiler, but I don't know and I didn't the 9014 was one of those cases.

    You can also open a compilation outside of LabVIEW worker to see if there are problems.  Go to start > programs > Xilinx > compile worker (at least, I think that's the way, I don't have it in front of me).  If there is no major problem, this window should give you a more detailed error.

  • Question of FPGA compile farm 2012

    I was under the impression that my FPGA LV code can be compiled by several workers when I bought and installed the FPGA compile farm Toolkit.  What I have, however, is that each work of compilation can only be compiled by a worker.  I expect that a single compilation work can be divided by the number of workers.

    So I see that a worker of computers will compile two computers of worker work.  It's just that a worker will be compiled at the same time.

    I just misunderstand the features to compile farm Toolkit or is it an installation problem?

    Thank you

    No, a unique compilation cannot be shared between workers. Nature of the beast-FPGA "compilation" is not something that lends itself to parallelism. You have the advantage that the build tools run much faster under linux, however.

  • Question of server FPGA compile

    Hello

    I want to implement a system of compilation farm. There is only a PC development (possibly 1 later) and compiles a worker. The question is, the compile Server (one which dishes to the worker of the compilation of the tasks) possible on the same PC used for development, and in the affirmative, he introduced the bottleneck important compared to using a dedicated machine?

    Thank you

    Hi ToeCutter,

    The compile server can be on the same PC that is used for development without any problem

    ' ' ' ' Refer to the getting started with the FPGA document compile farm, available by selecting Start "all programs" National Instruments "FPGA" start-up of the farm to compile FPGA, for more information about configuring and using FPGA compile farm.

    Use "localhost" as the host name of the server for your compilations to compile.

    Compile farm server uses the same compiling installed tools (Xilinx) on your PC, but instead to directly obtain the LabVIEW project files

    It compiles the files downloaded by the user, there is no difference in performance.

    I hope that helps!

    Kind regards

  • FPGA Compilation fails because of the mistake of Xilinx

    My FPGA compiles and I cannot understand why. There is nothing crazy in my FPGA VI of really, it seems strange to have this type of problem. I can't reach the code because its owner, but it's pretty simple because it reads all channels from a single module and records them in a data FIFO. I have compiled successfully any FPGA code on this computer, so I should definitely have everything needed to compile.

    My system consists of one NOR cRIO 9030 with a single module 9220. Below is the Compilation of summaries.

    ---

    LabVIEW FPGA: Compilation failed due to an error of Xilinx.

    Details:
    ERROR: [Synth 8-1031] knidmahighspeedsinkbase is not declared [/ opt/apps/NIFPGA/jobs/mC683d5_WCf98Qm/PkgShimSwitchedLinkDmaPortIfc.vhd:295]
    ERROR: [Synth 8-1031] knidmahighspeedsinksize is not declared [/ opt/apps/NIFPGA/jobs/mC683d5_WCf98Qm/PkgShimSwitchedLinkDmaPortIfc.vhd:296]
    ERROR: [Synth 8-1031] knidmahighspeedsinkbase is not declared [/ opt/apps/NIFPGA/jobs/mC683d5_WCf98Qm/PkgShimSwitchedLinkDmaPortIfc.vhd:301]
    ERROR: [Synth 8-1031] knidmahighspeedsinkbase is not declared [/ opt/apps/NIFPGA/jobs/mC683d5_WCf98Qm/PkgShimSwitchedLinkDmaPortIfc.vhd:302]
    INFO: [Synth 8-2810] pkgshimswitchedlinkdmaportifc unit ignored due to previous errors [/ opt/apps/NIFPGA/jobs/mC683d5_WCf98Qm/PkgShimSwitchedLinkDmaPortIfc.vhd:68]
    ---------------------------------------------------------------------------------
    Development of finished RTL: time (s): UC = 00:00:07. delay = 00:00:31. Memory (MB): peak = 798.605; gain = 204.203
    ---------------------------------------------------------------------------------
    ERROR: [Common 17-39] 'source' is not due to previous errors.
    INFO: [Common 17-83] release license: synthesis
    3 info, 0 Warnings, 0 critical warnings and 4 errors.
    synth_design failed
    : ERROR: [Common 17-39] 'source' is not due to previous errors.

    When running
    «source - notrace.» /. Xil/Vivado-6035-ip-10-60-203-176/realtime/toplevel_gen.tcl ".
    called inside
    «synth_design-top "toplevel_gen" - part "xc7k70tfbg676-1"-"full" flatten_hierarchy "»»
    (file "/ opt/apps/NIFPGA/jobs/mC683d5_WCf98Qm/synthesize.tcl" line 21)
    called inside
    "source" / opt/apps/NIFPGA/jobs/mC683d5_WCf98Qm/synthesize.tcl "" "
    exit #.
    INFO: [Common 17-206] exit Vivado at Tue Mar 24 23:58:54 2015...

    Compile time
    ---------------------------
    Introduction date: 24/03/2015-16:46
    Date recovered results: 24/03/2015-17:00
    Waiting time in the queue: 00:24
    Compilation of time: 13:22
    -Generate a Xilinx IP: 00:00
    -Summarize - Vivado: 01:27

    Compilation has restarted on
    24/03/2015-16:57

    ---

    Any help would be much appreciated!

    Thank you

    James.Morris wrote:

    Okay, so it seems that I get the error with a project from scratch and an FPGA with a single command and an indicator.

    I download the latest FPGA 2014 SP1 installation and I hope that will solve my problem.

    Well I'll mend, which fixed the problem! Somewhere along the line, my install FPGA must be corrupted.

    Thanks for the help, guys.

  • Why get error during execution the FPGA VI?

    Hello world

    I have a lot of sense of wrong during execution of a program that has been correctly executed previously. I don't know what I did wrong.

    Now, whenever I run this FPGA VI, I get an error (in the attachment). And, then runs the FPGA VI, but it does not give the data required those he supposed to give as output.

    Any help or recommendations would be appreciated also.

    Thank you.

    Hi auree123,

    There are a few reasons for this error
    may occur.  Could you tell us more about what's going on?

    You are
    I get this error when you compile and if so, at what stage?

    It looks like
    as you may be running it in Interactive Mode, which means that you are viewing
    the front of the FPGA VI on the development computer that you are running - is
    that correct?  If so, you could try to create a VI on your host
    Open a FPGA reference and communicate with the FPGA programmatically rather than interactively.

    Thank you

    Morgan S

    Technical sales engineer

  • Failure of compilation of the FPGA target

    Hi all

    I met a problem when I tried to compile my target FPGA VI. Failed to compile for some reason any to halfway after start of the compilation. I post a few screen shots of the labview error information.

    What causes this problem? How could I solve this problem?

    Thank you very much!

    Kind regards

    masterwho

    Also you have large networks on the Panel before the FPGA VI?

    Or is there the great paintings inside the code?

    If you can, put a piece of your code.

  • Why remove the Terminal Server on Windows Server 2008 Standard Server HKEY_USERS\S -? When one connects users off?

    Why remove the Terminal Server on Windows Server 2008 Standard Server HKEY_USERS\S -? When one connects users off?

    I have a setting wrong?
    I can't find a setting that relates to this in either Terminal Server Config or Terminal Server Manager...
    Any help would be much appreciated.

    Hi Richard,

    Thanks for posting your question on Microsoft Community!

    I suggest you to ask your question in the section service Terminal Server TechNet forums for assistance.

    http://social.technet.Microsoft.com/forums/en-us/category/WindowsServer

    I hope this helps.

Maybe you are looking for